

Radiation Hardened ARM Microcontroller Module



Small Embedded Computing Platform
(Compute Module) built around SST's
radiation hardened ARM Cortex M0
processor!


Hierarchical Reliability

Reliability built into each step


- System Design**
 - Self-contained Compute Module (CM)
 - Integration - Reliability
 - Modular
 - Testing is performed by provider (us) at a higher level of integration, relieving the system designer
- Chip Design**
 - Redundant logic (DICE, TMR)
 - 60 corners
 - Glitch filtering on critical signals
 - Configuration control through I/Os
 - Start loading with cyclic redundancy check (CRC) checking/reloading
 - Memories: EDAC, scrub, physical bit separation, write back
- Manufacturing**
 - Unique process/layout solution for T10
 - Unique process solution to prevent latchup
 - Unique process solution for SETs & SEUs (Single-Event Transients/Upsets)
- Use of scaled commercial process**
 - Enabled by latchup immunity
 - Inherits high uniformity, low defect count, high yield
 - Inherits high lifetime
 - Allows for more complex, more highly integrated circuits

Radiation Tolerance Levels

SST parts are in the "hard" range for each category




Single Event Transient Recovery



Simulated currents vs. lagging for a 28nm CMOS inverter struck by a heavy ion at t=0 in a commercial process (left), and the hardened version (Hard05) of the same process (right). The hardened version recovers 14 times faster (300ps vs. 4200ps). Affected regions in heavy ion strikes are not just reduced in extent, but also in temporal extent.

Single-Event Upset

HardSIL reduces both spatial and temporal effect of strikes.




Heavy ion composite bit upset map for visualizing strike extent. Angle is 80° from normal, rotation is perpendicular to wells. Reduction of MBU (Hardened Process) spatial extent improves SET, and especially improves effectiveness of spatially redundant logic with respect to grazing angle strikes.

Latchup Immunity


- All attempts to induce latchup or single event latchup have failed.
- Memories have been tested with effective LETs ranging up to 117MeV-cm²/mg.
- The 16Mbit SRAM, notably, did not latch under the following set of concurrent challenging conditions:
 - 110% overvoltage
 - Temperature = 150°C
 - Effective LET = 117MeV-cm²/mg
 - 50° angle (rotations of 0° and 90°)
 - All of the above, simultaneously
- HardSIL™ prevents latchup through large increase in trigger current, and by increasing holding voltage to greater than the supply voltage.

Measured Latchup Trigger vs Temperature

(Core Vdd1 = 1.5V)



(I/O Vdd2 = 3.3V)



Compute Module

Compute Module



Cleanroom



SatCOM Room



Satellite test Facility

The Configurable Space Microsystems Innovations and Applications Center (COSMIAC) provide a complete satellite development, testing, and integration capability for Small Satellite Missions

Contact:

Brad Ostman
Director, Marketing & Sales, SST
bostman@siliconspacetech.com
408.210.3376

Craig J. Kief
Senior Engineer
COSMIAC at UNM
craig.kief@cosmiac.org
505.934.1861 cell (preferred)
1-844-COSMIAC office
2350 Alamo Avenue SE, Ste. 300
Albuquerque, NM 87106

